

Intern ID : CITS2440

PROJECT TASK - 4

DOCUMENTATION

REPORT

Presented by :

Jahnavi Senagana

7-Segment Display Driver



Abstract

This project implements a 7-Segment Display Driver using Verilog HDL. The circuit converts 4-bit binary input values into corresponding segment control signals required to display decimal digits from 0 to 9 on a 7-segment display.

The design demonstrates combinational logic implementation, binary-to-display conversion, and digital display interfacing. Simulation and waveform verification were performed using EDA Playground and EPWave.



Objective

The main objectives of this project are:

- To design a 7-Segment Display Driver using Verilog HDL
- To convert binary inputs into segment display outputs
- To understand combinational logic circuits
- To perform simulation and waveform verification
- To display decimal numbers using digital display systems



Tools Used

Tool	Purpose
Verilog HDL	Hardware Discription Language
EDA Playground	Online Simulation Platform
Icarus Verilog	Verilog Simulator
EPWave	Waveform Viewer



Theory

7-Segment Display

A 7-segment display is an electronic display device used to display decimal digits. It consists of seven LEDs arranged in the form of segments.

Segment Representation :

a
f b
g
e c
d

Each segment is controlled individually to display different numbers.

Binary to Segment Conversion

The driver circuit accepts:

4-bit binary input

and generates:

7-bit segment output

which controls the display segments.

Example :

Binary Input	Displayed Number
0000	0
0001	1
0010	2
0011	3

Working Principle

- A 4-bit binary number is applied as input.
- The Verilog case statement checks the input value.
- Corresponding segment outputs are generated.
- The required segments turn ON to display the decimal digit.
- Waveform simulation verifies correct segment activation.



Verilog Module Used

Seven Segment Driver Module

The module:

- Accepts binary input
- Produces segment control output
- Uses combinational logic
- Implements case-based segment mapping

Files Included

-  Main Verilog design code
-  Testbench code
-  Output screenshots
-  EPWave waveform screenshots

Simulation Procedure

1. Open EDA Playground
2. Select Verilog language
3. Paste design code into design.sv
4. Paste testbench into testbench.sv
5. Click Run
6. Open EPWave
7. Add signals:
 - num
 - seg



Output Waveform Analysis

The waveform output shows the relationship between:

- Input binary values
- Segment output patterns

As the input value changes from:

0000 → 1001

the segment outputs change accordingly to display decimal digits from:

0 → 9

The waveform verifies correct operation of the display driver.

TestBench Code, Main Code

EDA playground

New Run Save Copy

1/3 KnowHow WEBINARS

What's New FREE • 1 Hour

Brought to you by DOULOS

Doulos does not endorse training material from other suppliers on EDA Playground.

Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM

None

Other Libraries

None

OVL

SVUnit

Enable TL-Verilog

Enable Easier UVM

Enable VUnit

Tools & Simulators

Icarus Verilog 12.0

Compile Options

-Wall

Run Options

Run Options

Use run.bash shell script

Open EPWave after run

Show output text file

Show output SVG file

Download files after run

Examples

testbench.v

1 // Testbench for 7-Segment Display

2 module testbench;

3

4 // Input

5 reg [3:0] num;

6

7 // Output

8 wire [6:0] seg;

9

10 // Instantiate module

11 seven_segment uut(

12

13 .num(num),

14

15 .seg(seg)

16

17);

18

19 initial begin

20

21 // Generate waveform

22 \$dumpfile("dump.vcd");

23 \$dumpvars(0,testbench);

24

25 // Monitor outputs

26 \$monitor(

27 "Number=%b Segment=%b",

28 num,seg

29);

30

design.v

1 // 7-Segment Display Driver

2 module seven_segment(

3

4 input [3:0] num,

5

6 output reg [6:0] seg

7

8);

9

10 // Segment control

11 always @(*)

12

13 begin

14

15 case(num)

16

17 // Display 0

18 4'b0000:

19 seg = 7'b1111110;

20

21 // Display 1

22 4'b0001:

23 seg = 7'b0110000;

24

25 // Display 2

26 4'b0010:

27 seg = 7'b1101101;

28

29 endcase

30 end

Log

Share

Number=0011 Segment=1111001

Number=0100 Segment=0110011

Number=0101 Segment=1011011

Number=0110 Segment=1011111

Number=0111 Segment=1110000

Number=1000 Segment=1111111

Number=1001 Segment=1111011

testbench.v:72: \$finish called at 100 (1s)

Finding VCD file...


./dump.vcd

[2026-06-04 09:16:07 UTC] Opening EPWave...

Done

236

Logic Gates Design-EV Waveforms



References :

- Verilog HDL Documentation
- Digital Electronics Fundamentals
- EDA Playground Simulator Documentation

Conclusion :

The 7-Segment Display Driver was successfully designed and simulated using Verilog HDL. The waveform outputs verified proper conversion of binary input values into segment control signals. The project helped in understanding combinational logic design and digital display interfacing techniques.